



# PIC16(L)F1777/8/9

## PIC16(L)F1777/8/9 Family Silicon Errata and Data Sheet Clarification

The PIC16(L)F1777/8/9 family devices that you have received conform functionally to the current Device Data Sheet (DS40001819A), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in [Table 1](#). The silicon issues are summarized in [Table 2](#).


The errata described in this document will be addressed in future revisions of the PIC16(L)F1777/8/9 silicon.

**Note:** This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of [Table 2](#) apply to the current silicon revision (A0).

Data Sheet clarifications and corrections start on [page 5](#), following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate website ([www.microchip.com](http://www.microchip.com)).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

1. Using the appropriate interface, connect the device to the hardware debugger.
2. Open an MPLAB IDE project.
3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
4. Based on the version of MPLAB IDE you are using, do one of the following:
  - a) For MPLAB IDE 8, select *Programmer > Reconnect*.
  - b) For MPLAB X IDE, select *Window > Dashboard* and click the **Refresh Debug Tool Status** icon (  ).
5. Depending on the development tool used, the part number *and* Device Revision ID value appear in the **Output** window.

**Note:** If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various PIC16(L)F1777/8/9 silicon revisions are shown in [Table 1](#).

**TABLE 1: SILICON DEVREV VALUES**

| Part Number | Device ID <sup>(1)</sup> | Revision ID Silicon Revision <sup>(2)</sup> |
|-------------|--------------------------|---|
|             |                          | A0  |
| PIC16F1777  | 308Eh                    | 2000h                                       |
| PIC16LF1777 | 3091h                    | 2000h                                       |
| PIC16F1778  | 308Fh                    | 2000h                                       |
| PIC16LF1778 | 3092h                    | 2000h                                       |
| PIC16F1779  | 3090h                    | 2000h                                       |
| PIC16LF1779 | 3093h                    | 2000h                                       |

**Note 1:** The Device ID is located in the configuration memory at address 8006h.

**2:** Refer to the "PIC16(L)F177X Memory Programming Specification" (DS40001792) for detailed information on Device and Revision IDs for your specific device.

# PIC16(L)F1777/8/9

**TABLE 2: SILICON ISSUE SUMMARY**

| Module   | Feature        | Item Number | Issue Summary  | Affected Revisions <sup>(1)</sup> |
|--|----------------|-------------|--|-----------------------------------|
|  |                |             |  | A0                                |
| Enhanced Universal Synchronous Receiver Transmitter (EUSART) | Transmit mode  | 1.1         | Possible duplicate byte transmitted.   | X                                 |
| Master Synchronous Serial Port (MSSP)                        | SPI Slave mode | 2.1         | SPI master releasing Slave Select during Slave Sleep mode corrupts data.           | X                                 |
| Master Synchronous Serial Port (MSSP)                        | SPI Slave mode | 2.2         | SPI master enabling Slave Select too early could lose received data in Slave mode. | X                                 |
| Master Synchronous Serial Port (MSSP)                        | SPI Slave mode | 2.3         | WCOL is erroneously set in SPI Slave mode during Sleep.                            | X                                 |
| Programmable Ramp Generator (PRG)                            | Timing Sources | 3.1         | Configurable Logic Cell (CLC) timing sources not available.                        | X                                 |
| ECCP   | Compare mode   | 4.1         | Compare Toggle mode yields unexpected results.                                     | X                                 |

**Note 1:** Only those issues indicated in the last column apply to the current silicon revision.

## Silicon Errata Issues

**Note:** This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (A0).

### 1. Module: Enhanced Universal Synchronous Receiver Transmitter (EUSART)

#### 1.1 Transmit Mode

Under certain conditions, a byte written to the TXxREG register can be transmitted twice. This happens when a byte is written to TXxREG just as the TSR register becomes empty. This new byte is immediately transferred to the TSR register, but also remains in the TXxREG register until the completion of the current instruction cycle. If the new byte in the TSR register is transmitted before the current instruction cycle has completed, the duplicate in the TXxREG register will subsequently be transferred to the TSR register on the following instruction clock cycle and transmitted.

#### Work around

When transmitting bytes, it is common practice to check the TXIF bit before writing to the TXxREG register. To avoid the issue of duplicate bytes being transmitted, a NOP should be placed before the write to the TXxREG register. This changes the timing so that the issue does not occur. The TRMT bit can also be checked in addition to or instead of the TXIF bit to determine if TXxREG can be written without causing a duplicate byte transmission. If the Transmit Interrupt is enabled, then inside the Interrupt Service Routine (ISR) testing, the TRMT bit will avoid transmission of a duplicate byte.

#### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|--|
| A0 |  |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |  |

### 2. Module: Master Synchronous Serial Port (MSSP)

#### 2.1 SPI Slave Mode

When the MSSP module is configured in SPI Slave mode with SS pin control enabled (SSPM = 0100) and the device is in Sleep mode during SPI activity, if the SPI master releases the SS line (SS goes high) before the device wakes from Sleep and updates SSPxBUF, the received data will be lost.

#### Work around

Method 1: The SPI master must wait a minimum of parameter SP83 (1.5 T<sub>CY</sub> + 40 ns) after the last SCK edge and the additional wake-up time from Sleep (device dependent) before releasing the SS line.

Method 2: If both the master and slave devices have an available pin, once the slave has completed the transaction and BF or SSPIF is set, the slave could toggle an output to inform the master that the transaction is complete and that it is safe to release the SS line.

#### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A0 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

#### 2.2 SPI Slave Mode

When the MSSP module is configured in SPI Slave mode with SS pin control enabled (SSPM = 0100) and the device is in Sleep mode during SPI activity, if the SPI master enables SS (SS goes low) within 1 T<sub>CY</sub> before Sleep is executed, the data written into the SSPxBUF by the slave for transmission will remain in the SSPxBUF, and the byte received by the slave will be completely discarded. The MSb of the data byte that is currently loaded into SSPxBUF will be transmitted on each of the eight SCK clocks, resulting in either a 0x00 or 0xFF to be incorrectly transmitted. This issue typically occurs when the device wakes up from Sleep to process data and immediately goes back to Sleep during the next transmission.

#### Work around

The SPI slave must wait a minimum of 2.25 \* T<sub>CY</sub> from the time the SS line becomes active (SS goes low) before executing the Sleep command.

#### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A0 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

# PIC16(L)F1777/8/9

## 2.3 SPI Slave Mode

When the MSSP module is configured with either of the Slave modes listed below and Sleep is executed during transmission, the WCOL bit is erroneously set. Although the WCOL bit is set, it does not cause a break in transmission or reception.

Mode 1: SPI Slave mode with  $\overline{SS}$  disabled (SSPM = 0101) and CKE = 0.

Mode 2: SPI Slave mode with  $\overline{SS}$  enabled (SSPM = 0100) and  $\overline{SS}$  not set and then cleared before each consecutive transmission. This typically occurs during multiple byte transmissions in which the master does not release the  $\overline{SS}$  line until all transmission has completed.

### Work around

Method 1: The WCOL bit can be ignored since the issue does not interfere with MSSP hardware.

Method 2: Clear the SSPEN bit after each transaction, then set SSPEN before next transaction.

### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A0 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

## 3. Module: Programmable Ramp Generator (PRG)

### 3.1 Timing Sources

The Configurable Logic Cell (CLC) timing sources LC1\_out, LC2\_out, LC3\_out, and LC4\_out as defined in Table 30-5 of the data sheet are not available in the A0 revision. Use of these resources will result in unexpected operation.

### Work around

None.

### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A0 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

## 4. Module: ECCP

### 4.1 Compare Mode

The ECCP Compare Toggle mode (CCP1M<3:0> bits = 0010) works properly as long as the Timer1 Prescaler value is configured to 1:1. When the Timer1 prescaler value is configured to any other value, the ECCP compare output yields unexpected results.

### Work around

Only use the Compare Toggle mode when the Timer1 Prescaler value is set to 1:1.

### Affected Silicon Revisions

|    |  |  |  |  |  |  |  |
|----|--|--|--|--|--|--|--|
| A0 |  |  |  |  |  |  |  |
| X  |  |  |  |  |  |  |  |

## Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS40001819A):

**Note:** Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

### 1. Module: Bank 6

Bank 6 was modified in Table 3-4 and 3-18, as follows:

**TABLE 3-4: PIC16(L)F1777/9 MEMORY MAP (BANKS 0-7)**

| BANK 6 |  |
|--------|--|
| 300h   | Core Registers ( <a href="#">Table 3-2</a> ) |
| 30Bh   |  |
| 30Ch   | SLRCONA                                      |
| 30Dh   | SLRCONB                                      |
| 30Eh   | SLRCONC                                      |
| 30Fh   | SLRCOND                                      |
| 310h   | SLRCONE                                      |
| 311h   | <b>CCPR8L</b>                                |
| 312h   | <b>CCPR8H</b>                                |
| 313h   | <b>CCP8CON</b>                               |
| 314h   | <b>CCP8CAP</b>                               |
| 315h   | MD1CON0                                      |
| 316h   | MD1CON1                                      |
| 317h   | MD1SRC                                       |
| 318h   | MD1CARL                                      |
| 319h   | MD1CARH                                      |
| 31Ah   | —  |
| 31Bh   | MD2CON0                                      |
| 31Ch   | MD2CON1                                      |
| 31Dh   | MD2SRC                                       |
| 31Eh   | MD2CARL                                      |
| 31Fh   | MD2CARH                                      |
| 320h   | General Purpose Register<br>80 Bytes         |
| 36Fh   |  |
| 370h   | Accesses<br>70h – 7Fh                        |
| 37Fh   |  |

TABLE 3-18: SPECIAL FUNCTION REGISTER SUMMARY

| Addr          | Name                   | Bit 7                                | Bit 6 | Bit 5 | Bit 4   | Bit 3     | Bit 2 | Bit 1 | Bit 0     | Value on POR, BOR | Value on all other Resets |
|---------------|------------------------|--------------------------------------|-------|-------|---------|-----------|-------|-------|-----------|-------------------|---------------------------|
| <b>Bank 6</b> |                        |                                      |       |       |         |           |       |       |           |                   |                           |
| 30Ch          | SLRCONA                | SLRA7                                | SLRA6 | SLRA5 | SLRA4   | SLRA3     | SLRA2 | SLRA1 | SLRA0     | 1111 1111         | 1111 1111                 |
| 30Dh          | SLRCONB                | SLRB7                                | SLRB6 | SLRB5 | SLRB4   | SLRB3     | SLRB2 | SLRB1 | SLRB0     | 1111 1111         | 1111 1111                 |
| 30Eh          | SLRCONC                | SLRC7                                | SLRC6 | SLRC5 | SLRC4   | SLRC3     | SLRC2 | SLRC1 | SLRC0     | 1111 1111         | 1111 1111                 |
| 30Fh          | SLRCOND <sup>(3)</sup> | SLRD7                                | SLRD6 | SLRD5 | SLRD4   | SLRD3     | SLRD2 | SLRD1 | SLRD0     | 1111 1111         | 1111 1111                 |
| 310h          | SLRCONE <sup>(3)</sup> | —                                    | —     | —     | —       | —         | SLRE2 | SLRE1 | SLRE0     | ---- -111         | ---- -111                 |
| 311h          | <b>CCPR8L</b>          | Capture/Compare/PWM Register 8 (LSB) |       |       |         |           |       |       |           | xxxx xxxx         | uuuu uuuu                 |
| 312h          | <b>CCPR8H</b>          | Capture/Compare/PWM Register 8 (MSB) |       |       |         |           |       |       |           | xxxx xxxx         | uuuu uuuu                 |
| 313h          | <b>CCP8CON</b>         | EN                                   | —     | OUT   | FMT     | MODE<3:0> |       |       | 0-00 0000 | 0-00 0000         |                           |
| 314h          | <b>CCP8CAP</b>         | —                                    | —     | —     | —       | CTS<3:0>  |       |       | ---- 0000 | ---- 0000         |                           |
| 315h          | MD1CON0                | EN                                   | —     | OUT   | OPOL    | —         | —     | —     | BIT       | 0-00 ---0         | 0-00 ---0                 |
| 316h          | MD1CON1                | —                                    | —     | CHPOL | CHSYNC  | —         | —     | CLPOL | CLSYNC    | --00 --00         | --00 --00                 |
| 317h          | MD1SRC                 | —                                    | —     | —     | MS<4:0> |           |       | ---   | 0000      | ---               | 0000                      |
| 318h          | MD1CARL                | —                                    | —     | —     | CL<4:0> |           |       | ---   | 0000      | ---               | 0000                      |
| 319h          | MD1CARH                | —                                    | —     | —     | CH<4:0> |           |       | ---   | 0000      | ---               | 0000                      |
| 31Ah          | —                      | Unimplemented                        |       |       |         |           |       |       |           | —                 | —                         |
| 31Bh          | MD2CON0                | EN                                   | —     | OUT   | OPOL    | —         | —     | —     | BIT       | 0-00 ---0         | 0-00 ---0                 |
| 31Ch          | MD2CON1                | —                                    | —     | CHPOL | CHSYNC  | —         | —     | CLPOL | CLSYNC    | --00 --00         | --00 --00                 |
| 31Dh          | MD2SRC                 | —                                    | —     | —     | MS<4:0> |           |       | ---   | 0000      | ---               | 0000                      |
| 31Eh          | MD2CARL                | —                                    | —     | —     | CL<4:0> |           |       | ---   | 0000      | ---               | 0000                      |
| 31Fh          | MD2CARH                | —                                    | —     | —     | CH<4:0> |           |       | ---   | 0000      | ---               | 0000                      |

**Legend:** x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.  
Shaded locations are unimplemented, read as '0'.

- Note**
- 1: Unimplemented, read as '1'.
  - 2: Unimplemented on PIC16LF1777/8/9.
  - 3: Unimplemented on PIC16(L)F1778.

## 2. Module: Bank 12

Bank 12 was modified in Table 3-6, Table 3-7 and Table 3-18, as follows:

**TABLE 3-6: PIC16(L)F1777 MEMORY MAP**

| BANK 12 |                                      |
|---------|--------------------------------------|
| 600h    | Core Registers<br>(Table 3-2)        |
| 60Bh    | DAC8CON0                             |
| 60Ch    | DAC8REFL                             |
| 60Dh    | PRG4RTSS                             |
| 60Eh    | PRG4FTSS                             |
| 60Fh    | PRG4INS                              |
| 610h    | PRG4CON0                             |
| 611h    | PRG4CON1                             |
| 612h    | PRG4CON2                             |
| 613h    | PWM3DCL                              |
| 614h    | PWM3DCH                              |
| 615h    | PWM3CON                              |
| 616h    | PWM4DCL                              |
| 617h    | PWM4DCH                              |
| 618h    | PWM4CON                              |
| 619h    | PWM9DCL                              |
| 61Ah    | PWM9DCH                              |
| 61Bh    | PWM9CON                              |
| 61Ch    | PWM10DCL                             |
| 61Dh    | PWM10DCH                             |
| 61Eh    | PWM10CON                             |
| 61Fh    |                                      |
| 620h    | General Purpose Register<br>80 Bytes |
| 66Fh    |                                      |
| 670h    |                                      |
|         | Accesses<br>70h – 7Fh                |
| 67Fh    |                                      |

**TABLE 3-7: PIC16(L)F1779 MEMORY MAP**

| BANK 12 |                                      |
|---------|--------------------------------------|
| 600h    | Core Registers<br>(Table 3-2)        |
| 60Bh    |                                      |
| 60Ch    | DAC8CON0                             |
| 60Dh    | DAC8REFL                             |
| 60Eh    | PRG4RTSS                             |
| 60Fh    | PRG4FTSS                             |
| 610h    | PRG4INS                              |
| 611h    | PRG4CON0                             |
| 612h    | PRG4CON1                             |
| 613h    | PRG4CON2                             |
| 614h    | PWM3DCL                              |
| 615h    | PWM3DCH                              |
| 616h    | PWM3CON                              |
| 617h    | PWM4DCL                              |
| 618h    | PWM4DCH                              |
| 619h    | PWM4CON                              |
| 61Ah    | PWM9DCL                              |
| 61Bh    | PWM9DCH                              |
| 61Ch    | PWM9CON                              |
| 61Dh    | PWM10DCL                             |
| 61Eh    | PWM10DCH                             |
| 61Fh    | PWM10CON                             |
| 620h    | General Purpose Register<br>80 Bytes |
| 66Fh    |                                      |
| 670h    |                                      |
|         | Accesses<br>70h – 7Fh                |
| 67Fh    |                                      |

TABLE 3-18: SPECIAL FUNCTION REGISTER SUMMARY

| Addr         | Name                    | Bit 7         | Bit 6 | Bit 5 | Bit 4     | Bit 3     | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |           |
|--------------|-------------------------|---------------|-------|-------|-----------|-----------|-------|-------|-------|-------------------|---------------------------|-----------|
| Bank 12      |                         |               |       |       |           |           |       |       |       |                   |                           |           |
| 60Ch to 613h | —                       | Unimplemented |       |       |           |           |       |       |       | —                 | —                         |           |
| 60Ch         | DAC8CON0 <sup>(3)</sup> | EN            | —     | OE1   | OE2       | PSS<1:0>  |       | NSS1  | NSS0  | 0-00 0000         | 0-00 0000                 |           |
| 60Dh         | DAC8REF <sup>(3)</sup>  | —             | —     | —     | REF<4:0>  |           |       |       |       | ---0 0000         | 0000 0000                 |           |
| 60Eh         | PRG4RTSS <sup>(3)</sup> | —             | —     | —     | —         | RTSS<3:0> |       |       |       |                   | ---- 0000                 | ---- 0000 |
| 60Fh         | PRG4FTSS <sup>(3)</sup> | —             | —     | —     | —         | FTSS<3:0> |       |       |       |                   | ---- 0000                 | ---- 0000 |
| 610h         | PRG4INS <sup>(3)</sup>  | —             | —     | —     | —         | INS<3:0>  |       |       |       |                   | ---- 0000                 | ---- 0000 |
| 611h         | PRG4CON0 <sup>(3)</sup> | EN            | —     | FEDG  | REDG      | MODE<1:0> |       | OS    | GO    | 0-000 0000        | 0-00 0000                 |           |
| 612h         | PRG4CON1 <sup>(3)</sup> | —             | —     | —     | —         | —         | RDY   | FPOL  | RPOL  | ---- -000         | ---- -000                 |           |
| 613h         | PRG4CON2 <sup>(3)</sup> | —             | —     | —     | ISET<4:0> |           |       |       |       | ---0 0000         | ---0 0000                 |           |
| 614h         | PWM3DCL                 | DC<1:0>       |       | —     | —         | —         | —     | —     | —     | xx-- ----         | uu-- ----                 |           |
| 615h         | PWM3DCH                 | DC<9:2>       |       |       |           |           |       |       |       | xxxx xxxx         | uuuu uuuu                 |           |
| 616h         | PWM3CON                 | EN            | —     | OUT   | POL       | —         | —     | —     | —     | 0-00 ----         | 0-00 ----                 |           |
| 617h         | PWM4DCL                 | DC<1:0>       |       | —     | —         | —         | —     | —     | —     | xx-- ----         | uu-- ----                 |           |
| 618h         | PWM4DCH                 | DC<9:2>       |       |       |           |           |       |       |       | xxxx xxxx         | uuuu uuuu                 |           |
| 619h         | PWM4CON                 | EN            | —     | OUT   | POL       | —         | —     | —     | —     | 0-00 ----         | 0-00 ----                 |           |
| 61Ah         | PWM9DCL                 | DC<1:0>       |       | —     | —         | —         | —     | —     | —     | xx-- ----         | uu-- ----                 |           |
| 61Bh         | PWM9DCH                 | DC<9:2>       |       |       |           |           |       |       |       | xxxx xxxx         | uuuu uuuu                 |           |
| 61Ch         | PWM9CON                 | EN            | —     | OUT   | POL       | —         | —     | —     | —     | 0-00 ----         | 0-00 ----                 |           |
| 61Dh         | PWM10DCL <sup>(3)</sup> | DC<1:0>       |       | —     | —         | —         | —     | —     | —     | xx-- ----         | uu-- ----                 |           |
| 61Eh         | PWM10DCH <sup>(3)</sup> | DC<9:2>       |       |       |           |           |       |       |       | xxxx xxxx         | uuuu uuuu                 |           |
| 61Fh         | PWM10CON <sup>(3)</sup> | EN            | —     | OUT   | POL       | —         | —     | —     | —     | 0-00 ----         | 0-00 ----                 |           |

**Legend:** x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.  
Shaded locations are unimplemented, read as '0'.

- Note**
- 1: Unimplemented, read as '1'.
  - 2: Unimplemented on PIC16LF1777/8/9.
  - 3: Unimplemented on PIC16(L)F1778.



## APPENDIX A: DOCUMENT REVISION HISTORY

### Rev A Document (12/2015)

Initial release of this document.

---

---

**Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELoQ, KEELoQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC<sup>32</sup> logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0059-2

**QUALITY MANAGEMENT SYSTEM**  
**CERTIFIED BY DNV**  
**== ISO/TS 16949 ==**

*Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.*



# MICROCHIP

## Worldwide Sales and Service

### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://www.microchip.com/support>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

**Atlanta**  
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Austin, TX**  
Tel: 512-257-3370

**Boston**  
Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**  
Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Cleveland**  
Independence, OH  
Tel: 216-447-0464  
Fax: 216-447-0643

**Dallas**  
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**  
Novi, MI  
Tel: 248-848-4000

**Houston, TX**  
Tel: 281-894-5983

**Indianapolis**  
Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453

**Los Angeles**  
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608

**New York, NY**  
Tel: 631-435-6000

**San Jose, CA**  
Tel: 408-735-9110

**Canada - Toronto**  
Tel: 905-673-0699  
Fax: 905-673-6509

### ASIA/PACIFIC

**Asia Pacific Office**  
Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon

**Hong Kong**  
Tel: 852-2943-5100  
Fax: 852-2401-3431

**Australia - Sydney**  
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755

**China - Beijing**  
Tel: 86-10-8569-7000  
Fax: 86-10-8528-2104

**China - Chengdu**  
Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889

**China - Chongqing**  
Tel: 86-23-8980-9588  
Fax: 86-23-8980-9500

**China - Dongguan**  
Tel: 86-769-8702-9880

**China - Hangzhou**  
Tel: 86-571-8792-8115  
Fax: 86-571-8792-8116

**China - Hong Kong SAR**  
Tel: 852-2943-5100  
Fax: 852-2401-3431

**China - Nanjing**  
Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470

**China - Qingdao**  
Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205

**China - Shanghai**  
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066

**China - Shenyang**  
Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393

**China - Shenzhen**  
Tel: 86-755-8864-2200  
Fax: 86-755-8203-1760

**China - Wuhan**  
Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118

**China - Xian**  
Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256

### ASIA/PACIFIC

**China - Xiamen**  
Tel: 86-592-2388138  
Fax: 86-592-2388130

**China - Zhuhai**  
Tel: 86-756-3210040  
Fax: 86-756-3210049

**India - Bangalore**  
Tel: 91-80-3090-4444  
Fax: 91-80-3090-4123

**India - New Delhi**  
Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632

**India - Pune**  
Tel: 91-20-3019-1500

**Japan - Osaka**  
Tel: 81-6-6152-7160  
Fax: 81-6-6152-9310

**Japan - Tokyo**  
Tel: 81-3-6880-3770  
Fax: 81-3-6880-3771

**Korea - Daegu**  
Tel: 82-53-744-4301  
Fax: 82-53-744-4302

**Korea - Seoul**  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or  
82-2-558-5934

**Malaysia - Kuala Lumpur**  
Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859

**Malaysia - Penang**  
Tel: 60-4-227-8870  
Fax: 60-4-227-4068

**Philippines - Manila**  
Tel: 63-2-634-9065  
Fax: 63-2-634-9069

**Singapore**  
Tel: 65-6334-8870  
Fax: 65-6334-8850

**Taiwan - Hsin Chu**  
Tel: 886-3-5778-366  
Fax: 886-3-5770-955

**Taiwan - Kaohsiung**  
Tel: 886-7-213-7828

**Taiwan - Taipei**  
Tel: 886-2-2508-8600  
Fax: 886-2-2508-0102

**Thailand - Bangkok**  
Tel: 66-2-694-1351  
Fax: 66-2-694-1350

### EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4450-2828  
Fax: 45-4485-2829

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Dusseldorf**  
Tel: 49-2129-3766400

**Germany - Karlsruhe**  
Tel: 49-721-625370

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Italy - Venice**  
Tel: 39-049-7625286

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Poland - Warsaw**  
Tel: 48-22-3325737  
Fax: 31-416-690340

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**Sweden - Stockholm**  
Tel: 46-8-5090-4654

**UK - Wokingham**  
Tel: 44-118-921-5800  
Fax: 44-118-921-5820

07/14/15